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Abstract
Power electronic converters are nowadays the most suitable solution to provide a variable
voltage/current in industry. The most commonly used power converter is the three-phase
two-level voltage source inverter which transforms a direct-current input voltage into
alternating-current output voltage with adjustable magnitude and frequency. Power
inverters are used to supply three-phase loads which are typically connected in wye or
delta configurations. However, in previous years, a type of connection consisting on
leaving both terminal ends of the load opened has been studied as an alternative to
standard wye or delta connection. To supply loads with this type of connection, two
power inverters (one at each terminal end of the load) are required in a circuit topology
called dual-inverter. In this chapter, a general study of the dual-inverter topology is
presented. The advantages and issues of such converter are studied and different modula-
tion strategies are shown and discussed. Moreover, multilevel dual-inverter converters are
presented as an extension to the basic two-level idea. For evaluation purposes, simulations
results are presented.
Keywords: voltage source inverter, dual-inverter, open-end winding, pulse width
modulation
1. Introduction
In industrial applications, typical loads generally require to be supplied with alternating voltage
of variable magnitude and frequency. To produce such voltages, power electronic converters are
nowadays the standard and more suitable solution. The most commonly used power converter
© 2017 The Author(s). Licensee InTech. This chapter is distributed under the terms of the Creative Commons
Attribution License (http://creativecommons.org/licenses/by/3.0), which permits unrestricted use,
distribution, and reproduction in any medium, provided the original work is properly cited.
is the three-phase two-level voltage source inverter (VSI) which transforms a DC input voltage
into AC output voltage with adjustable magnitude and frequency (Figure 1) [1, 2]. Three-phase
VSIs typically supply loads connected in delta (called closed connection) or in wye (called semi-
closed connection) (Figure 2), depending on the load requirements of voltage and current.
Regarding the VSI, to produce an AC output voltage, a modulation scheme should be used.
The carrier-based pulse width modulation (PWM) strategy is a standard modulation technique
for power inverters [2] where a triangular (carrier) signal vtri is compared with a sinusoidal
(reference) signal vref , as shown in Figure 3. The following control logic is used to generate the
VSI-IGBTs gate pulses:
Figure 1. Two-level voltage source inverter.
Figure 2. (a) Delta connection and (b) wye connection.
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vref ≥ vtri ) Sxp ¼ 1
vref < vtri ) Sxp ¼ 0
where Sxp with x ¼ A, B, C is an upper switch of the inverter.
To modulate the three legs of the inverter, three sinusoidal reference signals are required of
equal magnitude and frequency but phase shift 120.
The other standard PWM strategy for three-phase VSIs is the space vector modulation (SVM)
where the possible switching states of the inverter are expressed as space vectors (Table 1)
which when represented graphically form a hexagon divided in six sectors (Figure 4). The
reference vector (vref ) that represents the desired output voltage of the VSI should be
synthetized using the available switching states in a sector [2].
To apply the switching states of the inverter, the following duty cycles are considered for the
active vectors [1]:
dα ¼ m  sin
pi
3
 θref ,o
 
, dβ ¼ m  sin θref ,o
 
ð1Þ
where θref ,o is the angle of the output reference voltage vector and m is a modulation index.
The duty cycle of the zero vectors is given by
d0 ¼ 1 dα  dβ ð2Þ
Figure 3. Signals used in a carrier-based modulation strategy (one leg of the inverter).
Dual‐Inverter Circuit Topologies for Supplying Open‐Ended Loads
http://dx.doi.org/10.5772/intechopen.68450
105
A representation of the switching sequence in a switching period for each leg of the VSI is
shown in Figure 5. As can be noted, the switching sequence aims to change the state of one
switch at a time, then reducing the switching losses of the inverter.
Independent of the modulation strategy used, the standard two-level VSI supplying delta- or
wye-connected loads has been widely studied for years and is a well-known and reliable
engineering solution in the industry. However, in previous years, a type of connection
consisting on leaving both terminal ends of the load opened has been studied as an alternative
to standard wye or delta connection (Figure 6). To supply loads with this type of connection,
two VSIs are required in a circuit topology called dual-inverter [1]. The dual-inverter circuit
can be supplied by isolated DC sources (Figure 7) [3, 4] or by a single DC source (Figure 8)
[5, 6]. It can be noted that when supplying the dual-inverter with a single DC source is
equivalent to supplying each phase load with a single-phase VSI (H-bridge), hence the modu-
lation scheme could be unipolar or bipolar [2].
Open-ended load connection offers certain advantages compared to wye or delta connections,
such as [7, 8]:
• Equal power input from both sides of the load; thus, each VSI is rated at half the load
power rating.
• Each load phase current can be controlled independently.
States of inverter SASBSC½ 
V1 ¼ 100½  V2 ¼ 110½  V3 ¼ 010½  V4 ¼ 011½ 
V5 ¼ 001½  V6 ¼ 101½  V7 ¼ 111½  V8 ¼ 000½ 
Table 1. Switching vectors of a VSI.
Figure 4. Graphic representation of the switching vectors.
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• Possibility to have twice the effective switching frequency (depending on the modulation
strategy).
• Possibility of reducing the common-mode voltage (CMV).
• Extensible to more phases, therefore multiphase loads can be considered if current reduc-
tion is required.
However, an open-ended load can have some drawbacks, such as:
• Possibility of zero sequence current flowing in the machine because of the occurrence of
zero sequence voltage (ZSV).
• More complex power converter requirements, i.e. more power devices, circuit gate drives,
etc.
• Complexity could affect the reliability.
• Greater weight and volume of the power converter.
When using two isolated DC sources to supply a dual-inverter (Figure 7), the main feature is that
the circulation of zero sequence current is avoided due to the circuit configuration; therefore, the
focus should be in reducing the common-mode voltage. Nevertheless, this topology requires two
isolated DC sources which means two isolation transformers, increasing the cost and volume of
the converter.
Several articles have been published with the use of this circuit configuration. For instance, Ref.
[3] proposes a voltage harmonic suppression scheme for the dual-inverter, whereby selecting a
Figure 5. Switching sequence in one period.
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specific magnitude ratio of the DC sources, certain harmonic components of the output phase
voltage can be eliminated. In Ref. [9], a method to extend the operating speed range of an
open-end winding electrical machine is proposed based on the voltage range enhancement.
In Ref. [10], a modulation strategy for reducing the voltage total harmonic distortion (THD) in
a dual-inverter is presented consisting on adjusting the pulses times of one of the inverters
with respect to the other. In Ref. [11], a unified SVM strategy is proposed for a dual two-level
inverter system in accordance with the voltage-second integral principle and the ratio of the
two DC sources can be arbitrary positive values.
To reduce the switching losses of a dual-inverter, a space vector modulation (SVM) strategy is
presented in Ref. [12]. The strategy does not require sector identification and allows a reduction
of 50% in the switching losses, in comparison to other dual-inverter PWM techniques where one
inverter is clamped at a determined switching state, while the other inverter commutates. In Ref.
[13], a comparative study between three different modulation strategies for open-ended wind-
ings AC machine drives is carried out. Simulation results are presented and the current ripple
under each PWMmethod is analysed.
Figure 6. Open-ended load.
Figure 7. Two two-level VSIs fed by isolated DC sources for an open-ended load.
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The extension of the three-phase open-ended windings ACmachine drive to multiphase machines
is presented in Refs. [14–17] where different modulation strategies are presented and discussed.
This extension is not straightforward because the number of possible switching states increases
exponentially with the number of phases.
On the other hand, the dual-inverter supplied by a single DC source is a cheaper and of lower
volume alternative, but circulation of zero sequence current could occur if zero sequence
voltage is produced. Therefore, the attention should be put on reducing the common-mode
voltage as well as the zero sequence voltage.
To eliminate the occurrence of zero sequence currents in the load, PWM strategies intended to
eliminate the zero sequence voltage are proposed in Refs. [5, 6]. In Ref. [18], a SVM strategy is
proposed to dynamically compensate the zero sequence current by applying the null vectors
with asymmetrical duty cycles in each switching period and, in Ref. [19], the effect of the null-
vector placement in the modulation for the dual-inverter system is thoroughly analysed. On
the other hand, a closed-loop compensation scheme to suppress the zero sequence currents in
the machine is developed in Ref. [20].
In Ref. [21], a vector control scheme for an open-end winding permanent magnet synchronous
motor (PMSM) is presented considering a regulation mechanism for the zero sequence voltage,
whereas in Ref. [22], a closed-loop control strategy intended to reduce the torque ripple in a
PMSM with non-sinusoidal back electromotive force (EMF) is proposed.
To obtain a common-mode voltage reduction, a SVM switching strategy is presented in Ref.
[23]. This modulation strategy considers only voltage space vectors that do not produce
common-mode voltage then reducing the problems associated to it such as the bearing cur-
rents.
A dual-inverter configuration fed by an active rectifier without DC-link energy storage ele-
ment (so-called direct-link converter) is presented in Refs. [24, 25]; in Ref. [24], three
Figure 8. Two two-level VSIs fed by a single DC source for an open-end load.
Dual‐Inverter Circuit Topologies for Supplying Open‐Ended Loads
http://dx.doi.org/10.5772/intechopen.68450
109
modulation strategies are presented for the drive: a carrier-based PWM and two SVM strate-
gies. In Ref. [25], common-mode voltage suppression is proposed and an active filter is added
to the topology to inject compensating harmonic currents into the supply and allow controllable
input power factor.
Finally, multiphase open-ended windings induction motor drives are presented in Refs. [26–29],
where the proposed PWM techniques are intended to reduce the common-mode voltage at the
machine terminals; simulation and experimental results are also shown.
In this chapter, a general study of the dual-inverter topology is presented. The issues of zero
sequence and common-mode voltages are thoroughly studied and different modulation
strategies for the converter are shown and discussed; for evaluation purposes, simulations
results are presented. Although the chapter is mainly focused on a two-level dual-inverter
system supplied with isolated and non-isolated DC source, multilevel dual-inverter topolo-
gies are also discussed briefly.
2. The dual two-level inverter
In this section, a mathematical model of a two-level dual-inverter system will be developed.
The model allows understanding the generation of the phase output voltage produced by the
dual-inverter by means of the output voltage produced by the individual VSIs. The basic
circuit configuration for supplying an open-ended load consists on connecting a standard
two-level VSI at each side of the load (Figures 7 and 8). The output pole voltage of Inverter 1
(vo1) and Inverter 2 (vo2) with respect to the negative DC-link rail, is defined by
vo1 ¼ Si1  vDC, vo2 ¼ Si2  vDC ð3Þ
where the switching matrices of Inverter 1 (Si1) and Inverter 2 (Si2) are as follows:
Si1 ¼
SA1
SB1
SC1
2
64
3
75 ¼
SAp1  SAn1
SBp1  SBn1
SCp1  SCn1
2
64
3
75 , Si2 ¼
SA2
SB2
SC2
2
64
3
75 ¼
SAp2  SAn2
SBp2  SBn2
SCp2  SCn2
2
64
3
75: ð4Þ
and Sxpx ¼ Sxnx ∈ {0, 1} with x ¼ a, b, c, k ¼ 1, 2. The output phase voltages correspond to the
pole voltage difference of both inverters:
vph,o ¼ vph,oa vph,ob vph,oc
 T
¼ vo1  vo2 ¼ Si1  Si2ð ÞvDC ð5Þ
The three voltages produced by both output VSIs are depicted in Figure 9. These voltages are
measured with respect to a midpoint of the DC link. Then it is possible to calculate the sum of
the voltage vectors:
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_vsum ¼ _vA1 þ _vB1 þ _vC1 þ _vA2 þ _vB2 þ _vC2 ð6Þ
_vsum ¼ vA1ej0 þ vB1ej
2pi
3 þ vC1ej2pi3 þ vA2ejpi þ vB2ejpi3 þ vC2ejpi3 ð7Þ
Using the Euler’s formula, ejα ¼ cos αþ j sin α, it is obtained as follows:
_vsum ¼ vA1  vA2 
1
2
vB1  vB2ð Þ  1
2
vC1  vC2ð Þ
 	
þ j
ffiffiffi
3
p
2
vB1 þ vB2 þ vC1  vC2½  ð8Þ
that can be rewritten as follows:
_vsum ¼ vA1A2 
1
2
vB1B2  1
2
vC1C2
 
þ j
ffiffiffi
3
p
2
vC1C2  vB1B2ð Þ ð9Þ
Finally, the output voltage space vector can be defined as:
_vo ¼
2
3
_vsum ¼
2
3
vA1A2 þ vB1B2ej2pi3 þ vC1C2ej2pi3
 
¼ voejθ ð10Þ
where vo is themagnitude andθ the angle of the space vector. The coefficient 2=3 is a scaling factor
that has been added to keep constant magnitude of the vectors during the transformation [1].
In general, each inverter can produce eight independent voltage space vectors. Thus, there are
a total of 64 vector combinations for the dual-inverter system, resulting in a space vector locus
similar to a three-level neutral point clamped (NPC) inverter [4]. The space vectors for both
inverters are shown in Table 2. A representation of the individual inverters space vectors is
shown in Figure 10.
Figure 9. Voltages vectors of the individual inverters.
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Let V ij ¼ V
1
i V
2
j
h i
with i, j ¼ 1…8, be the phase voltage vector combination of the dual-inverter
system; hence, a diagram of the vector locations is shown in Figure 11 [4], where the availabil-
ity of redundant switching states for some voltage space vectors of the dual-inverter can be
appreciated. This diagram is obtained by carrying out the vector sum of all the possible space
vector combinations of inverters 1 and 2 (Figure 10).
The magnitude of the active space voltage vectors can be calculated considering that each phase
load can be supplied with a voltage of VDC, 0 or þVDC. For instance, the vector V14 applies
þVDC to the phase-a load and VDC to phase-b and phase-c loads. This results in:
_V14 ¼ VDC  VDCe
j2pi3  VDCe
j2pi3 ¼ 2VDC < 0
 V½  ð11Þ
The same procedure can be used to calculate the magnitude of each active space voltage vector
of the dual-inverter system. This is summarized in Table 3.
As can be noted from Table 3 and Figure 11, the six largest vectors have a magnitude of twice
the DC-link voltage and have no redundancy. On the other hand, the higher redundancy is
present for the lowest vectors each having six switching states available to produce the same
output voltage.
States of inverter 1 SA1SB1SC1½ 
V11 ¼ 100½  V
1
2 ¼ 110½  V
1
3 ¼ 010½  V
1
4 ¼ 011½ 
V15 ¼ 001½  V
1
6 ¼ 101½  V
1
7 ¼ 111½  V
1
8 ¼ 000½ 
States of inverter 2 SA2SB2SC2½ 
V21 ¼ 100½  V
2
2 ¼ 110½  V
2
3 ¼ 010½  V
2
4 ¼ 011½ 
V25 ¼ 001½  V
2
6 ¼ 101½  V
2
7 ¼ 111½  V
2
8 ¼ 000½ 
Table 2. Switching states of the individual inverters.
Figure 10. Space vectors representation of the individual inverters.
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3. Common-mode and zero sequence voltages in dual-inverters
As aforementioned, one of the main features of a dual-inverter circuit is that it allows reducing
the common-mode voltage in the load then reducing the problems associated to it. On the other
hand, it has been also stated that when supplying the dual-inverter with a single DC source, zero
sequence current can flow in the load because of the generation of zero sequence voltage. In this
section, a detailed explanation about the common-mode voltage and zero sequence voltage
issues is given and solutions to reduce them are indicated.
Figure 11. Space vector locations of the dual-inverter scheme.
Space Vectors Magnitude
Largest V14, V25, V36, V41, V52, V63 2VDC
Medium V15, V24, V35, V26, V31, V46, V51, V42, V53, V62, V13, V64
ffiffiffi
3
p
VDC
Lowest V65, V17, V18, V23, V84, V74, V85, V16, V34, V28, V27, V75 VDC
V38, V45, V21, V76, V37, V86, V48, V47, V71, V81, V32, V56
V43, V57, V58, V72, V82, V61, V12, V83, V73, V68, V54, V67
Table 3. Magnitude of the dual-inverter active space vectors.
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3.1. Common-mode voltage
A typical three-phase sinusoidal power supply is balanced and symmetrical under normal condi-
tions; that is, the sumof the three instantaneous voltages is zero. Thus,when supplying a balanced
three-phase load, the voltage between an equivalent neutral point of the load and the neutral
point of the voltage source is zero. Usually, the neutral point of the power source is grounded.
On the other hand, a three-phase PWM inverter is a source of asymmetrical voltages that
switches a DC bus voltage (VDC) into the three-phase terminals of the load, with a switching
pattern that generates the proper fundamental frequency output voltage [2]. Since the output
pole voltage of a two-level inverter, with respect to the negative rail of the DC bus, can be
either þVDC or zero, it is not possible to have the three terminal voltages added to zero at any
instant of time. The average voltage applied to the motor (over a cycle) is kept zero, but the
instantaneous sum of the voltages at the load terminals is non-zero. Then, a voltage will
appear between an equivalent neutral point of the load and the electrical ground of the system.
This voltage is called common-mode voltage [30].
In an open-end load, such as depicted in Figure 8, the common-mode voltage is given by [23]:
vcm ¼
1
6
vA1G þ vB1G þ vC1G þ vA2G þ vB2G þ vC2Gð Þ ð12Þ
where vAiG, vBiG, vCiG, with i ¼ 1, 2, are the pole voltages of each inverter with respect to the
grounded neutral point of the power source (assuming in Figure 8 that the DC voltage is
provided by the rectification of a grounded AC system).
Because of the typically high switching frequency of a PWM inverter in the kHz range, the
common-mode voltage has a high rate of change with respect to time (high dV=dt) and will
generate common-mode currents due to capacitive couplings (Icm ¼ CdV=dt). Moreover, higher
inverter switching frequencies will originate higher common-mode currents.
In AC motor drives, the capacitive couplings between different parts of a machine originate
many potential paths for these common-mode currents to flow. The most common paths are [31]
stator to rotor, stator winding to frame, rotor to shaft and shaft to frame. Therefore, the circula-
tion of common-mode currents via the motor bearings back to the grounded stator case is
possible. The so-called bearing currents have been found to be a major cause of premature
bearing failure in PWM inverter motor drives [31]. Thus, a common-mode voltage reduction
has been a topic of interest for many years.
3.1.1. Common-mode voltage in open-ended loads
One of the main advantages of an open-ended load connection is that it allows the possibility
of reducing the common-mode voltage, then reducing the problems associated to it.
In the power converter topology shown in Figure 8, the pole voltages vAiG, vBiG, vCiG, with
i ¼ 1, 2, can be expressed as follows:
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vAiG ¼ SApivpG þ SAnivnG
vBiG ¼ SBpivpG þ SBnivnG
vCiG ¼ SCpivpG þ SCnivnG
ð13Þ
where vpG and vnG are the positive and negative rail voltages of the DC link with respect to the
grounded neutral point of the power source, respectively. Sxpi, Sxni ∈ 0, 1f g with x ¼ A, B, C,
and i ¼ 1, 2 are the switching functions of the inverter devices (0: switch closed, 1: switch
opened) and Sxni ¼ 1 Sxpi (due to the complementary operation of the upper and lower
switches of each inverter leg). Hence, the common-mode voltage of Eq. (12) can be rewritten
as follows:
vcm ¼
1
6
SAp1 þ SBp1 þ SCp1 þ SAp2 þ SBp2 þ SCp2
 
vpG

þ SAn1 þ SBn1 þ SCn1 þ SAn2 þ SBn2 þ SCn2ð ÞvnG
ð14Þ
Let Nsw ¼ SAp1 þ SBp1 þ SCp1 þ SAp2 þ SBp2 þ SCp2, and considering that vnG ¼ vpG, thus
vcm ¼
1
6
NswvpG þ 6Nswð Þ vpG
  
¼
1
6
vpG 2Nsw  6½  ð15Þ
where Nsw is the number of upper inverter switches closed.
The squared RMS value of the common-mode voltage is as follows:
v2cmRMS ¼
1
36T
ðT
0
2Nsw  6½ 
2dt ð16Þ
where T is the period of vpG. Further expansion yields:
36v2cmRMS ¼ 4N
2
sw  24Nsw þ 36
  1
T
ðT
0
dt ¼ 4N2sw  24Nsw þ 36 ð17Þ
Differentiating Eq. (17) with respect to Nsw and equating to zero, it can be found that v
2
cmRMS
(and implicitly vcmRMS ) achieves a minimum value at Nsw ¼ 3, which means that in order to
reduce the RMS common-mode voltage at the machine terminals, only three upper inverter
switches should be closed at each switching period.
This can be further investigated by considering a virtual midpoint of the DC link as a reference
point. Then, Eq. (12) can be rewritten as follows:
vcm ¼
1
6
vA10 þ vB10 þ vC10 þ vA20 þ vB20 þ vC20ð Þ þ v0G ¼ vcm0 þ v0G ð18Þ
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where vcm0 is the common-mode voltage produced by the dual-inverter circuit with respect to
a midpoint of the DC link and v0G is the voltage between a midpoint of the DC source and the
ground of the system.
The common-mode voltage produced by the 64 switching states combinations of the dual-
inverter topology (vcm0) can be calculated with Eq. (18) and is shown in Table 4.
Therefore, reducing the common-mode voltage in an open-end load is feasible if voltage
vectors contained in the fourth row in Table 4 are used.
However, it can be noted from Table 3 and Table 5 that the space vector combinations of the
dual-inverter topology which eliminate the zero sequence voltage are not the same vectors
which reduce the common-mode voltage.
Vcm0 Voltage vector combinations
VDC=4 V88
VDC=6 V85, V83, V81, V58, V38, V18
VDC=12 V84, V86, V82, V55, V35, V33, V51, V31
V15, V13, V11, V48, V68, V28, V53
0 V14, V25, V36, V52, V87, V54, V34, V56, V32, V16
V12, V45, V43, V41, V65, V63, V23, V21, V78, V61
þVDC=12 V17, V57, V37, V44, V46, V64, V24, V42
V62, V26, V22, V75, V73, V66, V71
þVDC=6 V47, V74, V76, V67, V72, V27
þVDC=4 V77
Table 4. Active space vectors producing null common-mode voltage.
Vzs Voltage vector combinations
VDC=2 V87
VDC=3 V84, V86, V82, V57, V37, V17
VDC=6 V85, V83, V54, V34, V81, V56, V52, V36
V32, V47, V14, V16, V12, V67, V27
0 V88, V55, V53, V35, V33, V44, V51, V31, V46, V42
V15, V13, V64, V24, V11, V66, V62, V26, V22, V77
þVDC=6 V58, V38, V45, V43, V18, V65, V25, V63
V23, V74, V41, V61, V21, V76, V72
þVDC=3 V48, V68, V82, V75, V73, V71
þVDC=2 V78
Table 5. Zero sequence voltage contributions from different space vector combinations.
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3.2. Zero sequence voltage
It is well known that unbalanced three-phase voltages (or currents) can be transformed into
three sets of voltage components [32]. These so-called symmetrical components are known as
positive, negative and zero sequence components and can be schematically represented as
shown in Figure 12a. Positive and negative sequence components correspond to three-phase
balanced rotating phasors and zero sequence components are phasors with zero-phase shift
angle. Figure 12b shows a decomposition of an unbalanced three-phase voltage into symmet-
rical voltage components.
Unlike the positive and negative sequence currents, the main issue of the zero sequence currents is
that they do not cancel but add up arithmetically at the neutral point of a four wire three-phase
system, eventually overloading the neutral line or producing a higher neutral to ground voltage.
Additionally, harmonic currents of any sequence circulating in an AC drive may give rise to
increased RMS current, thus increasing the system losses, high current/voltage THD and machine
over-heating and vibrations.
3.2.1. Zero sequence voltage in open-end loads
An open-end load supplied by a dual-inverter with a single DC source may suffer from zero
sequence current caused by zero sequence voltage. This zero sequence voltage is produced
because of the asymmetry of the instantaneous pulse width modulated phase voltages applied
to the load phases (due to the voltage space vectors used). The zero sequence voltage is given
by [18]:
vzs ¼
vA1A2 þ vB1B2 þ vC1C2
3
ð19Þ
or in terms of Eq. (5) as follows:
Figure 12. (a) Symmetrical components and (b) decomposition of unbalanced three-phase voltage into symmetrical
components.
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vzs ¼
1
3
X
k ¼ a, b, c
vph,ok ¼
vDC
3
X
k ¼ A, B, C
Sk1  Sk2ð Þ ð20Þ
Thus, in order to make vzs ¼ 0, the following relationship must be satisfied:
X
k ¼ A, B, C
Sk1 ¼
X
k¼A,B,C
Sk2 ð21Þ
Therefore, to eliminate the instantaneous zero sequence voltage in the load is necessary and
sufficient to have the same number of upper (or lower) switches closed on both output inverters
at every switching period.
By using Eq. (19), the zero sequence voltage contribution from the 64 space vector combina-
tions of the dual-inverter topology can be calculated and is shown in Table 5. As can be noted,
there are 20 space voltage vectors that do not produce zero sequence voltage, thus satisfying
Eq. (21). Hence, in order to avoid the circulation of zero sequence current in the load, only
these space voltage vector combinations could be used in the modulation strategy for the dual-
inverter [24].
Moreover, from Table 5 and Figure 11, it can be noted that there are two different but equivalent
sets of active voltage vectors producing null zero sequence voltage (see Table 6), which could be
used along with the zero voltage vectors: V11, V22, V33, V44, V55, V66, V77 and V88.
Besides the use of space voltage vectors producing null vzs, the occurrence of low order triplen
harmonics in the load phase currents could be avoided performing a dynamic balance for the
zero sequence current as proposed in Ref. [18]. This dynamic compensation method will be
further discussed in Section 5.
4. Two two-level inverters fed by isolated DC sources
This circuit configuration is shown in Figure 7, where a standard two-level VSI is connected at
each side of the load. The VSIs are supplied by isolated DC power sources. In general, the main
characteristic of this topology is that circulation of zero sequence current in the load is avoided;
however, it requires two isolation transformers to supply the DC sources increasing the cost
and volume of system.
As the circuit configuration does not allow to have circulation of zero sequence current, the
modulation strategy should aim to reduce only the common-mode voltage.
Set 1 V15 V35 V31 V51 V53 V13
Set 2 V24 V26 V46 V42 V62 V64
Table 6. Active space vectors producing null zero sequence voltage.
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4.1. SVM strategy for common-mode voltage reduction
It has been shown that an open-end load offers the possibility of reducing the common-mode
voltage by using certain voltage space vector combinations of the dual-inverter [23], as shown
in Table 4. The locus of the vectors that theoretically eliminate the common-mode voltage of
the system is shown in Figure 13.
As can be noted in the locus, the vectors that reduce the common-mode voltage are the largest
and some of the lowest, then depending on the output voltage requirement, the modulation for
the dual-inverter could use the vectors of Figure 13a or b. Moreover, for the lowest vectors,
there is switching states redundancy, opposite to the situation for the largest ones where all the
voltage vectors can be produced by a unique switching state combination of the inverters.
Figure 13. Locus of vectors for reduced common-mode voltage.
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However, despite the aforementioned advantage of the lowest vectors, for the modulation strat-
egy proposed, only the largest vectors will be used attending to maximize the output voltage and
because the using of all the vectors available will complicate the modulation algorithm and the
benefits in terms of current/voltage THD of applying the lowest space vectors are not significant.
Once selected, the space vectors to be used, Eqs. (1) and (2), are valid for calculating the duty
cycles and the switching sequence is the standard used in two-level VSIs (Figure 5).
4.1.1. Simulation results
The modulation strategy for common-mode voltage reduction has been simulated in PSim/
Matlab simulation platform for the topology depicted in Figure 7, considering an R-L load and
Symbol Parameter Value
R Load resistance 4 Ω
L Load inductance 6 mH
f s Switching frequency 10 kHz
f o Output voltage frequency 50 Hz
VDC DC voltage source 300 V
Table 7. Simulation parameters.
Figure 14. Circuit implemented in PSim.
Figure 15. Individual inverter in PSim.
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the parameters of Table 7. The modulation index used is the maximum possible without
overmodulation. The circuit implemented in PSim is shown in Figure 14 where the modula-
tion algorithm is programmed in ‘C’ language in a special block provided by PSim software.
The sub-circuits VSI1 and VSI2 (Figure 14) contain the standard two-level inverter shown in
Figure 15. These circuits are used to simulate the required system and the obtained results
(data tables) are then exported and plotted in Matlab environment.
The results are shown in Figures 16–18. Figure 16 shows the output phase voltage (top) and its
frequency spectrum (bottom). It can be noted that three levels are obtained in the load phase
voltage. The frequency spectrum contains a fundamental component of 50 Hz and some low
harmonic content around the switching frequency.
Figure 16. Output phase voltage (top) and its frequency spectrum (bottom) with SVM for reduced CMV and dual-
inverter supplied with isolated DC sources.
Figure 17. Output currents with SVM for reduced CMV and dual-inverter supplied with isolated DC sources.
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The output currents are shown in Figure 17 and the common-mode voltage is shown in Figure 18.
It can be seen that the sinusoidal characteristic of the currents is due to the inductive nature of the
load. Moreover, it can be noted that the CMV is eliminated due to the space vectors used in the
modulation.
5. Two two-level inverters fed by a single DC source
The circuit configuration for a single DC source supplying a dual-inverter has been presented
in Figure 8. The main disadvantage of this converter is that zero sequence current could
circulate through the load due to the generation of output zero sequence voltage. Hence, a
possible solution is to modulate the dual-inverter using only the space vectors that do not
produce zero sequence voltage (Table 5). On the other hand, if the requirement is to reduce the
CMV, the vectors of fourth row of Table 4 can be used. However, it can be noted from Table 4
and Table 5 that the space vectors that reduce the CMV are not the same vectors that reduce
the ZSV; therefore, to reduce both voltages at a time, a special modulation strategy is presented
in this section.
5.1. SVM strategy for zero sequence voltage reduction
As mentioned above, the zero sequence voltage applied to the load can be eliminated by using
certain voltage space vectors as shown in Table 5. Moreover, it has been mentioned that there
are two equivalent sets of active vectors producing vzs ¼ 0 that can be used along with eight
null vectors available in the dual-inverter. The locus of the vectors producing null vzs is shown
in Figure 19.
As can be seen in Figure 19, the hexagon is divided into six sectors and among the eight null
vectors available, only six are finally used (three null vectors per set) [24]. Moreover, the null
vectors should be mapped depending on the sector information [24] in order to reduce the
commutations in a period. The mapping is shown in Table 8.
Figure 18. Common-mode voltage with SVM for reduced CMV and dual-inverter supplied with isolated DC sources.
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From Tables 6 and 8, it can be noted that in each sector, one of the inverters keeps clamped in a
specific state and the other inverter commutates between three different switching states. This
allows reducing the switching losses of the converter output stages.
The zero vectors V77 and V88 are not considered for this modulation scheme since none of the
active vectors (Table 6) use the states V7 ¼ 111½  or V8 ¼ 000½  for the individual inverters.
Hence, the application of V77 or V88 in the output stages will result in more commutations per
period and thus in higher switching losses than the strategy proposed with the mapping of
Table 8. However, these zero states are available if vectors redundancy is required.
Figure 19. Locus of vectors producing null zero sequence voltage.
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The space vector modulation presented allows reducing the output zero sequence voltage,
then reducing the undesirable effects of the zero sequence currents. Moreover, there is voltage
vectors redundancy thus allowing choosing between two equivalent sets of vectors producing
the same phase voltage.
5.1.1. Simulation results
The modulation strategy for zero sequence voltage reduction has also been simulated in PSim
considering the parameters of Table 7 and the circuit shown in Figure 14, but considering a
single DC source to supply both individual inverters. The modulation index used is the
maximum possible without overmodulation. The results are shown in Figures 20–22. Figure 20
shows the output phase voltage produced by the dual-inverter (top) and its frequency spec-
trum (bottom). The output PWM voltage obtained is unipolar and it has a fundamental voltage
of 300 V, 50 Hz and harmonic content around the switching frequency (10 kHz). As can be
seen, the frequency spectrum is similar to that of SVM for CMV reduction supplying the dual-
inverter with a single DC source (Figure 16).
The output currents are shown in Figure 21. Due to the inductive nature of the load, the high
frequency components of the voltage have a negligible effect on the current. Figure 22 shows
Sector I II III IV V VI
Set 1 zero vectors V55 V33 V11 V55 V33 V11
Set 2 zero vectors V44 V22 V66 V44 V22 V66
Table 8. Mapping of zero vectors.
Figure 20. Output phase voltage (top) and its frequency spectrum (bottom) with SVM for reduced ZSV and dual-inverter
supplied with single DC source.
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the zero sequence voltage that has been eliminated due to the space vectors used in the
modulation of the dual-inverter.
5.2. SVM strategy for CMV reduction and ZSV compensation
It has been shown that an open-end load offers the possibility of reducing the common-mode
voltage by using certain voltage space vector combinations of the dual-inverter [23], as shown
in Table 4. Moreover, it has been mentioned that the vectors reducing the common-mode
voltage will produce zero sequence voltage as can be noted in Tables 4 and 5. Therefore,
compensation must be performed in order to avoid the circulation of zero sequence currents
in the machine.
The compensation consists on eliminating the average zero sequence voltage within a sampling
interval by forcing the zero sequence volt-seconds to zero [18]. This can be done by applying the
null voltage vectors with unequal times [18], then modifying the standard switching pattern
shown in Figure 5 and commutating the inverters with the switching pattern of Figure 23.
Figure 22. Zero sequence voltage with SVM for reduced ZSV and dual-inverter supplied with single DC source.
Figure 21. Output currents with SVM for reduced ZSV and dual-inverter supplied with single DC source.
Dual‐Inverter Circuit Topologies for Supplying Open‐Ended Loads
http://dx.doi.org/10.5772/intechopen.68450
125
As it is known which space vector will be applied in every switching period, it can be known
what the zero sequence voltage will be in every switching period as well. The value of x, which
causes the cancellation of the zero sequence volt-seconds, is calculated at every sampling
period to satisfy [18]:
2vzs1xd0 þ vzs2dα þ vzs3dβ þ vzs4 1 xð Þd0 ¼ 0 ð22Þ
where vzsk with k ¼ 1, 2, 3, 4, is the zero sequence voltage value (calculated with Eq. (10)) at
intervals xd0, dα, dβ and 1 xð Þd0, respectively.
The x coefficient must be calculated at every switching period to allow a correct reduction of
the output zero sequence volt-seconds. The modulation strategy that is presented reduces the
common-mode voltage produced by the output VSIs of the power converter and compensates
the occurrence of zero sequence voltage.
5.2.1. Simulation results
The modulation for common-mode voltage reduction and zero sequence voltage compensation
is simulated considering the parameters shown in Table 7. The modulation results in a bipolar
PWM waveform can be seen in the output voltage of Figure 24 (top). Figure 24 (bottom) shows
the frequency spectrum of the output voltage where the high frequency components (around
Figure 23. Modified switching sequence.
Figure 24. Output phase voltage (top) and its frequency spectrum (bottom) with SVM for CMV-ZSV reduction and dual-
inverter supplied with single DC source.
Recent Developments on Power Inverters126
10 kHz) are of higher magnitude than the modulation for zero sequence voltage reduction
(Figure 20). This is due to the bipolarity of the PWM.
The output currents are shown in Figure 25, where it can be noted that zero sequence compo-
nents are not present due to compensation method used. Figure 26 shows the common-mode
voltage that has been eliminated due to the space vectors used in the modulation.
6. Multilevel topologies
Several multilevel power converters have been developed for open-end loads, specifically open-
end winding drive. For example, Figure 27a shows a three-level inverter [33] and Figure 27b
shows a five-level inverter [34]. It can be noted that the five-level inverter presents the same
topology of the three-level inverter but considering isolated DC supplies. The main advantage of
the multilevel topologies is that the machine phase voltage presents lower voltage distortion
increasing the performance of the drive but on the other hand, the complexity and cost of the
system is also increased.
Figure 25. Output currents with SVM for CMV-ZSV reduction and dual-inverter supplied with single DC source.
Figure 26. Common-mode voltage with SVM for CMV-ZSV reduction and dual-inverter supplied with single DC source.
Dual‐Inverter Circuit Topologies for Supplying Open‐Ended Loads
http://dx.doi.org/10.5772/intechopen.68450
127
6.1. Carrier-based modulation strategy
In a standard two-level inverter, a sinusoidal (carrier-based) pulse width modulation (SPWM)
strategy requires the comparison of a triangular wave (carrier) with a sinusoidal reference signal
(Figure 3). However, in multilevel inverters, more than one carrier signals are needed to perform
a SPWM strategy [35]. Considering the five-level inverter of Figure 27b, four triangular carriers
are required to be compared with three sinusoidal reference signals (one reference signal for each
phase). The carriers and a reference signal for one phase are shown in Figure 28. The reference
Figure 27. (a) Three-level inverter and (b) five-level inverter for open-end winding AC machine drives.
Figure 28. Signals used in a five-level carrier-based modulation strategy (one phase of the inverter).
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signals of the other two phases are phase-shifted 120 and the control logic for triggering the
power devices of the converter is similar to that shown in Section 1.
6.1.1. Simulation results
A SPWM strategy for a five-level dual-inverter is simulated in PSim platform. The circuit
implemented in PSim is basically the same as Figure 14, but the sub-circuits inside VSI1 and
VSI2 are those corresponding to the five-level inverter shown in Figure 27b. The simulation
considers the parameters of Table 7.
Figure 29 shows the output phase voltage (top) and its frequency spectrum (bottom). The
benefit of five-level operation in terms of voltage quality can be noted in the almost negligible
harmonic content of the waveform. The output currents are shown in Figure 30which presents
a sinusoidal waveform due to the inductive nature of the load.
Figure 29. Output phase voltage (top) and its frequency spectrum (bottom) with SPWM for five-level inverter.
Figure 30. Output currents with SPWM for five-level inverter.
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7. Conclusion
The dual-inverter circuit to supply open-ended loads has been presented. The possibility of
supplying the VSI either from different or the same DC voltage sources have been emphasized,
stating the main advantages and disadvantages of both alternatives. The main features of the
topology have been studied and different modulation strategies have been developed attending
the reduction of common-mode voltage when the topology uses different DC power sources and
the reduction of common-mode voltage and/or zero sequence voltage when the topology uses a
single DC power supply for both VSIs. Simulation results showing the performance of the
modulation strategies proposed have been presented where isolated and non-isolated DC power
supplies have been considered. Moreover, multilevel dual-inverter circuits have been discussed
as an alternative to produce higher quality voltages and a standard SPWM strategy has been
commented and simulated. The results are encouraging and demonstrate the applicability of the
topology for open-end terminal loads.
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Nomenclature
AC Alternating-current
CMV Common-mode voltage
DC Direct-current
EMF Electromotive force
IGBT Insulated gate bipolar transistor
NPC Neutral point clamped
PMSM Permanent magnet synchronous motor
PWM Pulse width modulation
SPWM Sinusoidal (carrier-based) pulse width modulation
SVM Space vector modulation
THD Total harmonic distortion
VSI Voltage source inverter
ZSV Zero sequence voltage
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